1.
Synthetic Defect Data Generation Using Deep Learning Architecture for Improved Wafer Inspection Performance. JGREC [Internet]. 2026 Feb. 3 [cited 2026 Jan. 31];2(2):1-7. Available from: https://jgrec.info/index.php/jgrec/article/view/106