“Synthetic Defect Data Generation Using Deep Learning Architecture for Improved Wafer Inspection Performance”. Journal of Global Research in Electronics and Communications(JGREC) 2, no. 2 (February 3, 2026): 1–7. Accessed January 31, 2026. https://jgrec.info/index.php/jgrec/article/view/106.