1.
A Review of Fault Simulation Techniques Focused on Stuck-At Models in Digital IC Testing. JGREC [Internet]. 2025 Nov. 18 [cited 2025 Dec. 10];1(11):20-4. Available from: https://jgrec.info/index.php/jgrec/article/view/86