“Synthetic Defect Data Generation Using Deep Learning Architecture for Improved Wafer Inspection Performance”. Journal of Global Research in Electronics and Communications(JGREC), vol. 2, no. 2, Feb. 2026, pp. 1-7, https://doi.org/10.5281/zenodo.18439502.