“A Review of Fault Simulation Techniques Focused on Stuck-At Models in Digital IC Testing”. Journal of Global Research in Electronics and Communications(JGREC), vol. 1, no. 11, Nov. 2025, pp. 20-24, https://doi.org/10.5281/zenodo.17852778.