“Synthetic Defect Data Generation Using Deep Learning Architecture for Improved Wafer Inspection Performance”, JGREC, vol. 2, no. 2, pp. 1–7, Feb. 2026, doi: 10.5281/zenodo.18439502.