“A Review of Fault Simulation Techniques Focused on Stuck-At Models in Digital IC Testing”, JGREC, vol. 1, no. 11, pp. 20–24, Nov. 2025, doi: 10.5281/zenodo.17852778.