“Synthetic Defect Data Generation Using Deep Learning Architecture for Improved Wafer Inspection Performance” (2026) Journal of Global Research in Electronics and Communications(JGREC), 2(2), pp. 1–7. doi:10.5281/zenodo.18439502.