“Synthetic Defect Data Generation Using Deep Learning Architecture for Improved Wafer Inspection Performance”. 2026. Journal of Global Research in Electronics and Communications(JGREC) 2 (2): 1-7. https://doi.org/10.5281/zenodo.18439502.