A Review of Fault Simulation Techniques Focused on Stuck-At Models in Digital IC Testing. JGREC. 2025;1(11):20-24. doi:10.5281/zenodo.17852778