2026. Synthetic Defect Data Generation Using Deep Learning Architecture for Improved Wafer Inspection Performance. Journal of Global Research in Electronics and Communications(JGREC). 2, 2 (Feb. 2026), 1–7. DOI:https://doi.org/10.5281/zenodo.18439502.