[1]
2025. A Review of Fault Simulation Techniques Focused on Stuck-At Models in Digital IC Testing. Journal of Global Research in Electronics and Communications(JGREC). 1, 11 (Nov. 2025), 20–24. DOI:https://doi.org/10.5281/zenodo.17852778.